Self-aligned coupled nanowire transistor.

نویسندگان

  • Tero S Kulmala
  • Alan Colli
  • Andrea Fasoli
  • Antonio Lombardo
  • Samiul Haque
  • Andrea C Ferrari
چکیده

The integration of multiple functionalities into individual nanoelectronic components is increasingly explored as a means to step up computational power, or for advanced signal processing. Here, we report the fabrication of a coupled nanowire transistor, a device where two superimposed high-performance nanowire field-effect transistors capable of mutual interaction form a thyristor-like circuit. The structure embeds an internal level of signal processing, showing promise for applications in analogue computation. The device is naturally derived from a single NW via a self-aligned fabrication process.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Low-voltage high-speed programming/erasing floating-gate memory device with gate- all-around polycrystalline silicon nanowire

Articles you may be interested in Electronic transport mechanisms in scaled gate-all-around silicon nanowire transistor arrays Appl. Enhancement of programming speed on gate-all-around poly-silicon nanowire nonvolatile memory using self-aligned NiSi Schottky barrier source/drain High-performance gate-all-around polycrystalline silicon nanowire with silicon nanocrystals nonvolatile memory Appl. ...

متن کامل

Performance Study and Analysis of Heterojunction Gate All Around Nanowire Tunneling Field Effect Transistor

In this paper, we have presented a heterojunction gate all around nanowiretunneling field effect transistor (GAA NW TFET) and have explained its characteristicsin details. The proposed device has been structured using Germanium for source regionand Silicon for channel and drain regions. Kane's band-to-band tunneling model hasbeen used to account for the amount of band-to...

متن کامل

Title of dissertation: CHARACTERIZATION OF METAL-OXIDE-SEMICONDUCTOR STRUCTURES AT LOW TEMPERATURES USING SELF-ALIGNED AND VERTICALLY COUPLED ALUMINUM AND SILICON SINGLE-ELECTRON TRANSISTORS

Title of dissertation: CHARACTERIZATION OF METAL-OXIDE-SEMICONDUCTOR STRUCTURES AT LOW TEMPERATURES USING SELF-ALIGNED AND VERTICALLY COUPLED ALUMINUM AND SILICON SINGLE-ELECTRON TRANSISTORS Luyan Sun, Doctor of Philosophy, 2008 Dissertation directed by: Dr. Bruce E. Kane Department of Physics I incorporate an Al-AlOx-Al single-electron transistor (SET) as the gate of a narrow (∼ 100 nm) metal-...

متن کامل

Silicon nanowire charge-trap memory incorporating self-assembled iron oxide quantum dots.

Charge-trap non-volatile memory devices based upon the precise integration of quantum dot storage elements with silicon nanowire field-effect transistors are described. Template-assisted assembly yields an ordered array of FeO QDs within the trenches that separate highly aligned SiNWs, and injected charges are reversibly stored via Fowler-Nordheim tunneling into the QDs. Stored charges shift th...

متن کامل

Density-controlled growth of aligned ZnO nanowire arrays by seedless chemical approach on smooth surfaces

A novel ZnO seedless chemical approach for density-controlled growth of ZnO nanowire (NW) arrays has been developed. The density of ZnO NWs is controlled by changing the precursor concentration. Effects of both growth temperature and growth time are also investigated. By this novel synthesis technique, ZnO NW arrays can grow on any substrate (polymer, glass, semiconductor, metal, and more) as l...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • ACS nano

دوره 5 9  شماره 

صفحات  -

تاریخ انتشار 2011